1. The output of a 74AS04 inverter is providing the CLEAR signal to a parallel register made up of 74AS74 D flip-flops. What is the maximum number of FF CLR inputs that this gate can drive?
2. Determine an acceptable value for R if the OS is a 74LS TTL IC with an IILinput rating of 0.4 mA.