1. What will be the logic output of a TTL NAND gate that has all of its inputs unconnected?
2. What are two acceptable ways to handle unused inputs to an AND gate?
3. True or false: When NAND gate inputs are tied together, they are always treated as a single load on the signal source.